{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:46:33Z","timestamp":1730281593332,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1109\/mcsoc60832.2023.00073","type":"proceedings-article","created":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T18:22:02Z","timestamp":1705515722000},"page":"446-453","source":"Crossref","is-referenced-by-count":0,"title":["A Many-core Architecture for an Ensemble Ternary Neural Network Toward High-Throughput Inference"],"prefix":"10.1109","author":[{"given":"Ryota","family":"Kayanoma","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology,Japan"}]},{"given":"Akira","family":"Jinguji","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Japan"}]},{"given":"Hiroki","family":"Nakahara","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Japan"}]}],"member":"263","reference":[{"volume-title":"Center for Open Data in the Humanities","key":"ref1"},{"volume-title":"Fashion-MNIST: a Novel Image Dataset for Benchmarking Machine Learning Algorithms","author":"Xiao","key":"ref2"},{"volume-title":"Google: NEXT TPU","key":"ref3"},{"key":"ref4","first-page":"34","article-title":"Customizing many-core architecture for deep learning image processing","volume":"147","author":"Jiang","year":"2021","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"8","key":"ref5","first-page":"1532","article-title":"Many-core architecture for image-processing AI: A hardware perspective","volume":"26","author":"Li","year":"2018","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"volume-title":"MNIST handwritten digit database","author":"LeCun","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL51352.2021.00032"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL49045.2020.000-7"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2020.107281"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00506"},{"key":"ref13","first-page":"1","article-title":"Efficient hardware implementation of convolutional neural networks using many-core architecture","volume-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Zhou"}],"event":{"name":"2023 IEEE 16th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","start":{"date-parts":[[2023,12,18]]},"location":"Singapore","end":{"date-parts":[[2023,12,21]]}},"container-title":["2023 IEEE 16th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10387741\/10387791\/10387862.pdf?arnumber=10387862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,19]],"date-time":"2024-01-19T18:17:09Z","timestamp":1705688229000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10387862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/mcsoc60832.2023.00073","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]}}}