{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:16:49Z","timestamp":1768339009697,"version":"3.49.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T00:00:00Z","timestamp":1734307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T00:00:00Z","timestamp":1734307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,16]]},"DOI":"10.1109\/mcsoc64144.2024.00072","type":"proceedings-article","created":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T19:17:28Z","timestamp":1735931848000},"page":"400-406","source":"Crossref","is-referenced-by-count":1,"title":["A Stacked FPGA utilizing 3D-SRAM with Latency Optimization"],"prefix":"10.1109","author":[{"given":"Ryo","family":"Takahashi","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology,Tokyo,Japan"}]},{"given":"Kota","family":"Ando","sequence":"additional","affiliation":[{"name":"Hokkaido University,Sapporo,Japan"}]},{"given":"Hiroki","family":"Nakahara","sequence":"additional","affiliation":[{"name":"Tohoku University,Sendai,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref3","article-title":"Attention is all you need","author":"Vaswani","year":"2023"},{"key":"ref4","article-title":"An image is worth 16x16 words: Transformers for image recognition at scale","author":"Dosovitskiy","year":"2021"},{"key":"ref5","article-title":"A simple and effective pruning approach for large language models","author":"Sun","year":"2024"},{"key":"ref6","article-title":"Spqr: A sparse- quantized representation for near-lossless llm weight compression","author":"Dettmers","year":"2023"},{"key":"ref7","article-title":"A survey of fpga-based neural network accelerator","author":"Guo","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.820764"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056826"},{"key":"ref13","article-title":"Llama: Open and efficient foundation language models","author":"Touvron","year":"2023"},{"key":"ref14","first-page":"1","article-title":"Saint- si 3d sram stacking solution based on 7nm tsv technology","volume-title":"IEEE Hot Chips Symposium","author":"Cho"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037892"},{"key":"ref16","first-page":"C24","article-title":"Scalable 3d-fpga using wafer-to-wafer tsv interconnect of 15 tbps\/w, 3.3 tbps\/mm2","volume-title":"2013 Symposium on VLSI Circuits","author":"Furuta"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.351"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948892"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00027"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3532185"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3461662"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293912"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3393668"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2014.10.019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3152788"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081644"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3224421"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253413"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00095"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"}],"event":{"name":"2024 IEEE 17th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","location":"Kuala Lumpur, Malaysia","start":{"date-parts":[[2024,12,16]]},"end":{"date-parts":[[2024,12,19]]}},"container-title":["2024 IEEE 17th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10819468\/10819504\/10819586.pdf?arnumber=10819586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T19:21:35Z","timestamp":1736191295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10819586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,16]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/mcsoc64144.2024.00072","relation":{},"subject":[],"published":{"date-parts":[[2024,12,16]]}}}