{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T06:32:53Z","timestamp":1767249173042,"version":"3.48.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T00:00:00Z","timestamp":1765756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T00:00:00Z","timestamp":1765756800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2022-001170,RS-2023-00228970,RS-2025-02218227"],"award-info":[{"award-number":["2022-001170,RS-2023-00228970,RS-2025-02218227"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,12,15]]},"DOI":"10.1109\/mcsoc67473.2025.00020","type":"proceedings-article","created":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T18:41:58Z","timestamp":1767206518000},"page":"60-63","source":"Crossref","is-referenced-by-count":0,"title":["Data Allocation Rearrangement on CNN Accelerator Based on Reshaping Systolic Tile Array Using Planarized Matrix Reordering Techniques"],"prefix":"10.1109","author":[{"given":"Hoseong","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electronics Engineering, Kyungpook National University,Daegu,Korea"}]},{"given":"Daejin","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Kyungpook National University,Daegu,Korea"}]}],"member":"263","reference":[{"volume-title":"Verilog HDL, A guide to digital design and synthesis","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/itng.2013.33"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref4","first-page":"1135","article-title":"Learning both weights and Connections for Efficient Neural Network","author":"Han","year":"2015","journal-title":"Advances in Neural information Processing Systems(NIPS)"},{"article-title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantizaion and Huffman Coding","volume-title":"International Conference on Learning ===Representions(ICLR\u201916 best paper award)","author":"Han","key":"ref5"}],"event":{"name":"2025 IEEE 18th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","start":{"date-parts":[[2025,12,15]]},"location":"Singapore, Singapore","end":{"date-parts":[[2025,12,18]]}},"container-title":["2025 IEEE 18th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11310785\/11310847\/11310934.pdf?arnumber=11310934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T06:29:32Z","timestamp":1767248972000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11310934\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,15]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/mcsoc67473.2025.00020","relation":{},"subject":[],"published":{"date-parts":[[2025,12,15]]}}}