{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T12:01:51Z","timestamp":1720094511335},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/mdat.2013.2261432","type":"journal-article","created":{"date-parts":[[2013,5,6]],"date-time":"2013-05-06T18:02:05Z","timestamp":1367863325000},"page":"89-97","source":"Crossref","is-referenced-by-count":4,"title":["Single-Event Coupling Soft Errors in Nanoscale CMOS Circuits"],"prefix":"10.1109","volume":"30","author":[{"given":"Selahattin","family":"Sayil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumanth R.","family":"Yeddula","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Juyu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299260"},{"key":"ref10","first-page":"100","article-title":"Cost-effective radiation hardening technique for combinational logic","author":"zhou","year":"2004","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/00207210902894803"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2051039"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884675"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref8","year":"2012","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2165295"},{"key":"ref2","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669394"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/6727433\/06514059.pdf?arnumber=6514059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:36Z","timestamp":1642005036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6514059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2013.2261432","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}