{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:57Z","timestamp":1761581097137},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/mdat.2013.2266651","type":"journal-article","created":{"date-parts":[[2013,6,6]],"date-time":"2013-06-06T18:12:07Z","timestamp":1370542327000},"page":"40-49","source":"Crossref","is-referenced-by-count":18,"title":["Assessment of Circuit Optimization Techniques Under NBTI"],"prefix":"10.1109","volume":"30","author":[{"family":"Xiaoming Chen","sequence":"first","affiliation":[]},{"family":"Yu Wang","sequence":"additional","affiliation":[]},{"family":"Huazhong Yang","sequence":"additional","affiliation":[]},{"family":"Yuan Xie","sequence":"additional","affiliation":[]},{"family":"Yu Cao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"75","article-title":"Joint logic restructuring and pin reordering against NBTI-induced performance degradation","author":"wu","year":"2009","journal-title":"Proc 2009 Des Autom Test Eur Conf Exhibition (DATE'09)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168433"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272033"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/1278480.1278574","article-title":"nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560240"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.41"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2211103"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206829"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380820"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref9","first-page":"271","article-title":"GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation","author":"gupta","year":"2012","journal-title":"Proc 2012 17th Asia and South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.149"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214478"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348849"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1870109.1870112"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450491"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763152"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/6727433\/06525391.pdf?arnumber=6525391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:36Z","timestamp":1642005036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6525391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2013.2266651","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}