{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T21:46:40Z","timestamp":1709329600903},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/mdat.2013.2271420","type":"journal-article","created":{"date-parts":[[2013,6,28]],"date-time":"2013-06-28T18:55:50Z","timestamp":1372445750000},"page":"83-92","source":"Crossref","is-referenced-by-count":7,"title":["Automated Design Error Localization in RTL Designs"],"prefix":"10.1109","volume":"31","author":[{"given":"Maksim","family":"Jenihhin","sequence":"first","affiliation":[]},{"given":"Anton","family":"Tsepurov","sequence":"additional","affiliation":[]},{"given":"Valentin","family":"Tihhomirov","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Hanno","family":"Hantson","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Gunter","family":"Bartsch","sequence":"additional","affiliation":[]},{"given":"JorgeHernan Meza","family":"Escobar","sequence":"additional","affiliation":[]},{"given":"Heinz-Dietrich","family":"Wuttke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1101908.1101949"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261241"},{"key":"ref6","first-page":"106","article-title":"Automatic error diagnosis and correction for RTL designs","author":"chang","year":"2007","journal-title":"Proc IWLS"},{"key":"ref11","year":"0","journal-title":"DIAMOND Project Web Page"},{"key":"ref5","first-page":"291","article-title":"An efficient method to localize and correct bugs in high-level designs using counter examples and potential dependence","author":"matsumoto","year":"2012","journal-title":"Proc IEEE\/IFIP VLSI-SoC"},{"key":"ref12","article-title":"Program slicing for VHDL","author":"clarke","year":"1999","journal-title":"Proc CHARME'99"},{"key":"ref8","year":"0","journal-title":"zamiaCAD Framework Webpage"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030593"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.09.037"},{"key":"ref9","article-title":"A scalable model based RTL framework zamiaCAD for static analysis","author":"t?epurov","year":"2012","journal-title":"Proc VLSI-SOC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340160"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/6746688\/06549113.pdf?arnumber=6549113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:36Z","timestamp":1642005036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6549113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2013.2271420","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}