{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:15:00Z","timestamp":1766578500649},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/mdat.2013.2279752","type":"journal-article","created":{"date-parts":[[2013,8,28]],"date-time":"2013-08-28T20:17:36Z","timestamp":1377721056000},"page":"42-53","source":"Crossref","is-referenced-by-count":10,"title":["An Analysis of Industrial SRAM Test Results\u2014A Comprehensive Study on Effectiveness and Classification of March Test Algorithms"],"prefix":"10.1109","volume":"31","author":[{"given":"Michael","family":"Linder","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alfred","family":"Eder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus","family":"Oberlander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050104"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619398"},{"key":"ref6","first-page":"272","article-title":"March LR: A test for realistic linked faults","author":"van de goor","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref5","author":"van de goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022802010738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AQTR.2008.4588712"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","author":"hamdioui","year":"2004","journal-title":"Testing Semiconductor Random Access Memories Defects Fault Models and Test Patterns"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/6862938\/06587484.pdf?arnumber=6587484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:50Z","timestamp":1642004330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6587484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2013.2279752","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}