{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:44:26Z","timestamp":1761648266769,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["CCF-0964606","CCF-1219013","OCI-1127361"],"award-info":[{"award-number":["CCF-0964606","CCF-1219013","OCI-1127361"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/mdat.2015.2413757","type":"journal-article","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T18:46:19Z","timestamp":1426531579000},"page":"19-28","source":"Crossref","is-referenced-by-count":23,"title":["Asynchronous Design\u2014Part 2: Systems and Methodologies"],"prefix":"10.1109","volume":"32","author":[{"given":"Steven M.","family":"Nowick","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Montek","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/6874.001.0001","author":"dill","year":"1989","journal-title":"Trace Theory for Automatic Hierarchical Verification of Speed-independent Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.238425"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836975"},{"journal-title":"Handshake Circuits An Asynchronous Architecture for VLSI Programming","year":"1993","author":"van berkel","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386498"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176674"},{"journal-title":"Programming in vlsi From communicating processes to delay-insensitive circuits","year":"0","author":"martin","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF02252954"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084892"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199171"},{"key":"ref27","first-page":"313","article-title":"Performance analysis of asynchronous circuits using Markov chains","author":"beerel","year":"0","journal-title":"Proc Concurrency Hardware Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279300"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.282441"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.475126"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref7","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEEE Trans Inf Syst"},{"journal-title":"Minimalist An environment for the synthesis verification and testability of burst-mode asynchronous machines","year":"0","author":"fuhrer","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.402498"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.15"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7119625\/07061445.pdf?arnumber=7061445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:49Z","timestamp":1642003309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7061445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2413757","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}