{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T16:27:18Z","timestamp":1784219238902,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["CCF-0964606"],"award-info":[{"award-number":["CCF-0964606"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["CCF-1219013"],"award-info":[{"award-number":["CCF-1219013"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["OCI-1127361"],"award-info":[{"award-number":["OCI-1127361"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/mdat.2015.2413759","type":"journal-article","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T18:46:19Z","timestamp":1426531579000},"page":"5-18","source":"Crossref","is-referenced-by-count":90,"title":["Asynchronous Design\u2014Part 1: Overview and Recent Advances"],"prefix":"10.1109","volume":"32","author":[{"given":"Steven M.","family":"Nowick","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Montek","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019660"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1109\/TVLSI.2008.2012054","article-title":"Asynchronous computing in sense amplifier-based pass transistor logic","volume":"17","author":"liu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.740020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.101"},{"key":"ref15","first-page":"198","article-title":"Asynchronous FIR filters: Towards a new digital processing chain","author":"aeschlimann","year":"0","journal-title":"Proc Int Symp Asynch Circuits Syst (ASYNC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2336532"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2013.6497376"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/4\/312"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043645"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.982426"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.22"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.98986"},{"key":"ref2","first-page":"204","author":"e muller","year":"1959","journal-title":"A Theory of Asynchronous Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.902762"},{"key":"ref1","author":"unger","year":"1969","journal-title":"Asynchronous Sequential Switching Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493974"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref21","author":"kishinevsky","year":"1994","journal-title":"Concurrent Hardware The Theory and Practice of Self-Timed Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587176"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7119625\/07061401.pdf?arnumber=7061401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:49Z","timestamp":1642003309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7061401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2413759","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}