{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:30:07Z","timestamp":1762252207452},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mdat.2015.2424422","type":"journal-article","created":{"date-parts":[[2015,4,20]],"date-time":"2015-04-20T18:45:04Z","timestamp":1429555504000},"page":"40-48","source":"Crossref","is-referenced-by-count":15,"title":["A DfT Architecture and Tool Flow for 3-D SICs With Test Data Compression, Embedded Cores, and Multiple Towers"],"prefix":"10.1109","volume":"32","author":[{"given":"Christos","family":"Papameletis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brion","family":"Keller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"2011"},{"key":"ref3","article-title":"DfT architecture and ATPG for interconnect tests of JEDEC wide-IO memory-on-logic die stacks","author":"deutsch","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.65"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035332"},{"key":"ref11","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035314"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.58"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5269-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.38"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7140848\/07089208.pdf?arnumber=7089208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:30Z","timestamp":1642006050000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7089208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2424422","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}