{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:34:57Z","timestamp":1761896097366},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mdat.2015.2440413","type":"journal-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T19:13:19Z","timestamp":1433272399000},"page":"1-10","source":"Crossref","is-referenced-by-count":9,"title":["A 2.5-D Memory-Logic Integration With Data-Pattern-Aware Memory Controller"],"prefix":"10.1109","volume":"32","author":[{"family":"Dongjun Xu","sequence":"first","affiliation":[]},{"family":"Ningmei Yu","sequence":"additional","affiliation":[]},{"given":"P. D.","family":"Sai Manoj","sequence":"additional","affiliation":[]},{"family":"Kanwen Wang","sequence":"additional","affiliation":[]},{"family":"Hao Yu","sequence":"additional","affiliation":[]},{"family":"Mingbin Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6378999"},{"key":"ref3","article-title":"A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I\/Os","author":"wu","year":"0","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263039"},{"key":"ref12","author":"jeong","year":"0","journal-title":"DrSim A Platform for Flexible DRAM System Research"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377664"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876577"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7140848\/07116522.pdf?arnumber=7116522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:30Z","timestamp":1642006050000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7116522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2440413","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}