{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:36:25Z","timestamp":1740170185962,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council NSC of Taiwan","doi-asserted-by":"crossref","award":["MOST-104-2622-E-007-010"],"award-info":[{"award-number":["MOST-104-2622-E-007-010"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/mdat.2015.2455331","type":"journal-article","created":{"date-parts":[[2015,7,10]],"date-time":"2015-07-10T14:38:15Z","timestamp":1436539095000},"page":"9-16","source":"Crossref","is-referenced-by-count":2,"title":["Delay Characterization and Testing of Arbitrary Multiple-Pin Interconnects"],"prefix":"10.1109","volume":"33","author":[{"given":"Shi-Yu","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Ting","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Han","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2166961"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331336"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1109\/TCAD.2012.2236837","article-title":"Parametric delay test of post-bond TSVs in 3-D ICs via VOT analysis","volume":"32","author":"lin","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Electron Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700548"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"year":"2001","key":"ref12"},{"key":"ref8","article-title":"3D-IC interconnect test, diagnosis, repair","author":"chi","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref2","first-page":"1277","article-title":"Challenges and emerging solutions in testing TSV-based 2.5-D and 3D-stacked ICs","author":"marinissen","year":"0","journal-title":"Proc IEEE Eur Conf Design Autom"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7419940\/7154432.pdf?arnumber=7154432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:10Z","timestamp":1641988090000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7154432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2455331","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}