{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T22:16:10Z","timestamp":1649024170606},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/mdat.2015.2455347","type":"journal-article","created":{"date-parts":[[2015,7,10]],"date-time":"2015-07-10T18:38:15Z","timestamp":1436553495000},"page":"30-39","source":"Crossref","is-referenced-by-count":2,"title":["Configurable Cubical Redundancy Schemes for Channel-Based 3-D DRAM Yield Improvement"],"prefix":"10.1109","volume":"33","author":[{"given":"Bing-Yang","family":"Lin","sequence":"first","affiliation":[]},{"given":"Wan-Ting","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Mincent","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hung-Chih","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.55"},{"key":"ref3","author":"wang","year":"2006","journal-title":"Design for Testability VLSI Test Principles and Architectures"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancy","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035331"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref5","first-page":"104","article-title":"Yield-enhancement techniques for 3D random access memories","author":"chou","year":"0","journal-title":"Proc Int Symp VLSI Design Autom Test"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.44511"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051466"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref1","year":"0"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7419940\/7154435.pdf?arnumber=7154435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:10Z","timestamp":1642006090000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7154435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2455347","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}