{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:36:25Z","timestamp":1740170185723,"version":"3.37.3"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["102-2221-E-110-086","103-2220-E-110-001"],"award-info":[{"award-number":["102-2221-E-110-086","103-2220-E-110-001"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/mdat.2015.2471296","type":"journal-article","created":{"date-parts":[[2015,8,21]],"date-time":"2015-08-21T18:37:55Z","timestamp":1440182275000},"page":"77-83","source":"Crossref","is-referenced-by-count":1,"title":["Layout-Aware Optimized Prebond Silicon Interposer Test Synthesis"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9942-5185","authenticated-orcid":false,"given":"Katherine","family":"Shu-Min Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sying-Jyan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Ting","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Chuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.36"},{"article-title":"Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency","year":"2011","author":"saban","key":"ref3"},{"article-title":"Silicon interposer testing for three dimensional chip stack","year":"2011","author":"christo","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293192"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2002.1008278"},{"key":"ref1","article-title":"A review of 3D packaging technology","volume":"21","author":"al-sarawi","year":"1998","journal-title":"IEEE Trans Compon Packag Manuf Technol"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8107686\/07217818.pdf?arnumber=7217818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:09Z","timestamp":1633919709000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7217818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":6,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2471296","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}