{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T20:26:58Z","timestamp":1772828818307,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/mdat.2015.2501302","type":"journal-article","created":{"date-parts":[[2015,11,17]],"date-time":"2015-11-17T19:28:35Z","timestamp":1447788515000},"page":"37-45","source":"Crossref","is-referenced-by-count":31,"title":["Reliability Challenges Related to TSV Integration and 3-D Stacking"],"prefix":"10.1109","volume":"33","author":[{"given":"Kristof","family":"Croes","sequence":"first","affiliation":[]},{"given":"Joke","family":"De Messemaeker","sequence":"additional","affiliation":[]},{"given":"Yunlong","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Olalla","family":"Varela Pedreira","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Cherman","sequence":"additional","affiliation":[]},{"given":"Michele","family":"Stucchi","sequence":"additional","affiliation":[]},{"given":"Ingrid","family":"De Wolf","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Beyne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2521828"},{"key":"ref10","article-title":"Impact of 3D integration on 7 nm high mobility channel devices operating in the ballistic regime","author":"guo","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241790"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241776"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.06.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575633"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897349"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112736"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248846"},{"key":"ref18","article-title":"Impact of barrier integrity on liner reliability in 3D through silicon vias","author":"li","year":"0","journal-title":"Proc IEEE Int Reliab Phys Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325592"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248928"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.05EE01"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2014.7028287"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2506678"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2014.6962710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479066"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10853-011-5308-z"},{"key":"ref2","article-title":"3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 $\\mu$m pitch through-Si vias","author":"swinnen","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting"},{"key":"ref9","article-title":"Copper through silicon via induced keep out zone for 10 nm node bulk FinFET CMOS technology","author":"guo","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332632"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047053"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860630"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532035"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542108"},{"key":"ref23","article-title":"300 mm wafer thinning and backside passivation compatibility with temporary wafer bonding for 3D stacked IC applications","author":"jourdain","year":"0","journal-title":"Proc IEEE Int 3D Syst Integr Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784541"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSimE.2014.6813831"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7462312\/07329942.pdf?arnumber=7329942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:04Z","timestamp":1642005964000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7329942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2015.2501302","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}