{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T07:56:48Z","timestamp":1770537408845,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/mdat.2016.2562060","type":"journal-article","created":{"date-parts":[[2016,5,3]],"date-time":"2016-05-03T18:17:16Z","timestamp":1462299436000},"page":"1-1","source":"Crossref","is-referenced-by-count":4,"title":["Test Cost Reduction Methodology for In-FO Wafer-Level Chip-Scale Package"],"prefix":"10.1109","author":[{"given":"Kai-Li","family":"Wang","sequence":"first","affiliation":[]},{"given":"Bing-Yang","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Mincent","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hung-Chih","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035315"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074057"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343900"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"ref12","first-page":"108","article-title":"Cost modeling and analysis for interposer-based three-dimensional IC","author":"chou","year":"2012","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.41"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2364535"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/6461917\/07464303.pdf?arnumber=7464303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:39:26Z","timestamp":1642005566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7464303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mdat.2016.2562060","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}