{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:11Z","timestamp":1772205491931,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/mdat.2016.2624283","type":"journal-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T18:17:40Z","timestamp":1478110660000},"page":"16-25","source":"Crossref","is-referenced-by-count":28,"title":["High-Bandwidth Memory (HBM) Test Challenges and Solutions"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2443-675X","authenticated-orcid":false,"given":"Hongshin","family":"Jun","sequence":"first","affiliation":[]},{"given":"Sangkyun","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Hanho","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Jong-Chern","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yong Jae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jae Jin","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","author":"lee","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035314"},{"key":"ref6","first-page":"ts2.2.1","article-title":"Electrical performance of high bandwidth memory (HBM) interposer channel in terabyte\/s bandwidth graphics module","author":"lee","year":"2015","journal-title":"Proc IEEE Int 3D Syst Integr Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.404.0461"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"ref8","article-title":"High performance HBM known good stack testing","author":"loranger","year":"2015","journal-title":"Proc IEEE Int Workshop Test Three-Dimensional Stacked Integr Circuits (3D-TEST)"},{"key":"ref7","year":"2005"},{"key":"ref2","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624282"},{"key":"ref1","year":"0","journal-title":"JEDEC Solid state Technology Association"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7815449\/07731228.pdf?arnumber=7731228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:21Z","timestamp":1642003761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7731228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2016.2624283","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}