{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T04:26:27Z","timestamp":1768969587437,"version":"3.49.0"},"reference-count":75,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/mdat.2017.2685381","type":"journal-article","created":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:29:53Z","timestamp":1490149793000},"page":"8-22","source":"Crossref","is-referenced-by-count":27,"title":["Recent Technology Advances of Emerging Memories"],"prefix":"10.1109","volume":"34","author":[{"given":"Yiran","family":"Chen","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Duke University, Durham, NC, USA"}]},{"given":"Hai Helen","family":"Li","sequence":"additional","affiliation":[{"name":"Duke University"}]},{"given":"Ismail","family":"Bayram","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]},{"given":"Enes","family":"Eken","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}]}],"member":"263","reference":[{"key":"ref73","first-page":"10.2.1","article-title":"Demonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells","author":"luo","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref72","first-page":"1","article-title":"SECRET: Smartly EnCRypted energy efficient non-volatile memories","author":"swami","year":"2015","journal-title":"Proc Design Autom Conf"},{"key":"ref71","article-title":"Rescuing memristor-based neuromorphic design with high defects","author":"liu","year":"2015","journal-title":"Proc Design Autom Conf"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744930"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573431"},{"key":"ref39","first-page":"103","article-title":"LAP: Loop-block aware inclusion properties for energy-efficient asymmetric last level caches","author":"cheng","year":"2016","journal-title":"Proc 43rd Annu Int Symp Comput Archit"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref33","first-page":"1","article-title":"A 3.3ns-access-time 71.2uW\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881390"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/2934583.2934611","article-title":"Design and implementation of a 4Kb STT-MRAM with innovative 200nm nano-ring shaped MTJ","author":"li","year":"2016","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref30","first-page":"1","article-title":"Reliability study of perpendicular STT-MRAM as emerging embedded memory qualified for reflow soldering at 260° C","author":"shih","year":"2016","journal-title":"Symp VLSI Tech Dig Technol Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742868"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838494"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858409"},{"key":"ref64","first-page":"242","article-title":"Memristor-based approximated computation","author":"li","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838492"},{"key":"ref65","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"shafiee","year":"2016","journal-title":"Proc 43rd Annu Int Symp Comput Archit"},{"key":"ref66","article-title":"PipeLayer: A pipelined ReRAM-based accelerator for deep learning","author":"song","year":"2017","journal-title":"Proc IEEE 23rd Int Symp High Performance Comput Architect"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223660"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744795"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2619484"},{"key":"ref1","author":"li","year":"2011","journal-title":"Nonvolatile Memory Design Magnetic Resistive and Phase Change"},{"key":"ref20","first-page":"26.2.1","article-title":"Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond","author":"park","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref22","first-page":"1","article-title":"Sub-3 ns pulse with sub-100uA switching of 1x-2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS","author":"saida","year":"2016","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref21","first-page":"27.2.1","article-title":"Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic","author":"song","year":"2016","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref23","first-page":"1","article-title":"Achieving sub-ns switching of STT-MRAM for future embedded LLC applications through improvement of nucleation and propagation switching mechanisms","author":"jan","year":"2016","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409789"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894367"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409670"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223715"},{"key":"ref59","first-page":"102","article-title":"A low-power hybrid reconfigurable architecture for resistive random-access memories","author":"lastras-monta\u00f1o","year":"2016","journal-title":"Proc IEEE 22nd Int Symp High Performance Comput Architect"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047125"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref56","first-page":"1","article-title":"Fully CMOS compatible 3D vertical RRAM with self-aligned self-selective cell enabling sub-5nm scaling","author":"xu","year":"2016","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894433"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref53","first-page":"7.5.1","article-title":"Intrinsic program instability in HfO2 RRAM and consequences on program algorithms","author":"fantini","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref52","first-page":"1","article-title":"Utilizing sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication","author":"li","year":"2014","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853228"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056043"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742851"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.66"},{"key":"ref13","first-page":"17.1.1","article-title":"NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning","author":"kim","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref14","author":"li","year":"2015","journal-title":"Storage class memory Coming to a datacenter near you"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047160"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047081"},{"key":"ref18","first-page":"26.3.1","article-title":"STT-MRAM with double magnetic tunnel junctions","author":"hu","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047080"},{"key":"ref4","first-page":"4.2.1","article-title":"ALD-based confined PCM with a metallic liner toward unlimited endurance","author":"kim","year":"2016","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"ref6","first-page":"4.1.1","article-title":"Towards ultimate scaling limits of phase-change memory","author":"xiong","year":"2016","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838463"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref7","first-page":"1","article-title":"A 1TnR array architecture using a one-dimensional selection device","author":"ahn","year":"2014","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858416"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223706"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757392"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898053"},{"key":"ref48","first-page":"172c","article-title":"Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure","author":"suzuki","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059054"},{"key":"ref42","first-page":"1285","article-title":"A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations","author":"wen","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref41","first-page":"1","article-title":"State-restrict MLC STT-RAM designs for high-reliable high-performance memory system","author":"wen","year":"2014","journal-title":"Proc Design Autom Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897987"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7920453\/07883828.pdf?arnumber=7883828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,4]],"date-time":"2024-06-04T21:00:49Z","timestamp":1717534849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7883828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":75,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2685381","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}