{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T17:17:17Z","timestamp":1783790237318,"version":"3.55.0"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1218629 and CNS-1441667"],"award-info":[{"award-number":["CCF-1218629 and CNS-1441667"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2014-TS- 2554"],"award-info":[{"award-number":["2014-TS- 2554"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/mdat.2017.2691348","type":"journal-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T18:33:14Z","timestamp":1491417194000},"page":"68-92","source":"Crossref","is-referenced-by-count":58,"title":["Post-Silicon Validation in the SoC Era: A Tutorial Introduction"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3653-6221","authenticated-orcid":false,"given":"Prabhat","family":"Mishra","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ronny","family":"Morad","sequence":"additional","affiliation":[{"name":"IBM"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[{"name":"IBM"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"NXP Semiconductors"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2396083"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref30","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Automation Test Eur"},{"key":"ref37","article-title":"Efficient combination of trace and scan signals for post silicon validation and debug","author":"basu","year":"2001","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2593902"},{"key":"ref35","first-page":"384","article-title":"Scalable trace signal selection using machine learning","year":"2013","journal-title":"Proc IEEE Int Conf Comput Design (ICCD)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297671"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref27","year":"0","journal-title":"Intel ? Platform Analysis Library"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","article-title":"The internet of things—How the next evolution of the internet is changing everything","author":"evans","year":"2011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2526612"},{"key":"ref20","article-title":"iPhone hacks annoy AT&T but are unlikely to bruise apple","author":"greenemeier","year":"2007","journal-title":"Scientific American"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref21","author":"seligman","year":"2015","journal-title":"Formal Verification An Essential Toolkit for Modern VLSI Design"},{"key":"ref24","article-title":"The post-silicon verification problem: Designing limited observability checkers for shared memory processors","author":"gopalakrishnan","year":"0","journal-title":"5th International Workshop on Designing Correct Circuits (DCC 2004)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"ref26","year":"0","journal-title":"ARM CoreSight On-chip Trace and Debug Architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380831"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927022"},{"key":"ref57","first-page":"60","article-title":"Reaching coverage closure in post-silicon validation","author":"adir","year":"6504","journal-title":"Proc Haifa Verification Conf"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/43.898827"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380271"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220350"},{"key":"ref52","article-title":"Exploiting transaction level models for observability-aware post-silicon test generation","author":"farahmandi","year":"2016","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref10","year":"0","journal-title":"Prototyping with virtualizer"},{"key":"ref11","year":"0","journal-title":"Zebu"},{"key":"ref40","first-page":"1","article-title":"Can’t see the forest for trees: State restoration’s limitations in post-silicon trace signal selcection","author":"ma","year":"2015","journal-title":"Proc"},{"key":"ref12","year":"0","journal-title":"Palladium Z1 Enterprise Emulation System"},{"key":"ref13","year":"0","journal-title":"Veloce2 Emulator"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270848"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1545","DOI":"10.1109\/4.881198","article-title":"Clock generation and distribution for the first IA-64 microprocessor","volume":"35","author":"ram","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987605"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2011.17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747939"},{"key":"ref19","year":"0","journal-title":"JTAG-Hack"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref3","author":"mishra","year":"2005","journal-title":"Functional Verification of Programmable Embedded Architectures A Top-Down Approach"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699222"},{"key":"ref5","article-title":"PSMI using at-speed scan capture","author":"ethiraj","year":"2011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_37"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2009.5351128"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"ref9","year":"2009","journal-title":"Virutech Simics"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.49"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209297"},{"key":"ref48","first-page":"1351","article-title":"Automated Test Generation for Debugging Arithmetic Circuits","author":"farimah farahmandi","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041846"},{"key":"ref42","article-title":"Constraint-based random stimuli generation for hardware verification","author":"naveh","year":"2006","journal-title":"AAAI"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref44","author":"chen","year":"2012","journal-title":"System-LeveL Validation High-Level Modeling and Directed Test Generation Techniques"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0541"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6221038\/7920453\/7892969-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/7920453\/07892969.pdf?arnumber=7892969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,21]],"date-time":"2023-04-21T18:22:12Z","timestamp":1682101332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7892969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":60,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2691348","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}