{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:36:29Z","timestamp":1740170189097,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2012-TJ-2268"],"award-info":[{"award-number":["2012-TJ-2268"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/mdat.2017.2713390","type":"journal-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T18:27:24Z","timestamp":1496946444000},"page":"23-29","source":"Crossref","is-referenced-by-count":1,"title":["Data-Driven Test Plan Augmentation for Platform Verification"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6721-6266","authenticated-orcid":false,"given":"Wen","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuo-Kai","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Chung","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayanta","family":"Bhadra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884494"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"ref6","first-page":"154","author":"eder","year":"2007","journal-title":"Inductive Logic Programming Chapter Towards Automating Simulation-Based Design Verification Using ILP"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-005-2985-x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/34.1000236"},{"key":"ref7","first-page":"-78i","article-title":"Reusable platform design methodology for SoC integration and verification","volume":"1","author":"cho","year":"2008","journal-title":"2008 International SoC Design Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488881"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024914"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8038220\/07944581.pdf?arnumber=7944581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:14Z","timestamp":1642006754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7944581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":8,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2713390","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}