{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T17:24:28Z","timestamp":1748453068748,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/mdat.2017.2730841","type":"journal-article","created":{"date-parts":[[2017,7,27]],"date-time":"2017-07-27T18:07:56Z","timestamp":1501178876000},"page":"80-87","source":"Crossref","is-referenced-by-count":4,"title":["Will Chips of the Future Learn How to Feel Pain and Cure Themselves?"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"first","affiliation":[]},{"given":"Guido","family":"Groeseneken","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/IRPS.2013.6531974"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1016\/j.sse.2016.07.010"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/DATE.2010.5457042"},{"key":"ref32","article-title":"Reliability-aware energy management for periodic real-time tasks","volume":"58","author":"zhu","year":"2009","journal-title":"IEEE Trans Comput"},{"key":"ref31","article-title":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","author":"huang","year":"2009","journal-title":"Proc of DATE&#x2019;09"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/ISCAS.2009.5118238"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/IRPS.2011.5784604"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1145\/2678276"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/DATE.2012.6176661"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/1658357.1658359"},{"key":"ref28","article-title":"Reli: Hardware\/software checkpoint and recovery scheme for embedded processors","author":"li","year":"2012","journal-title":"Proc of DATE&#x2019;10"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/HPCA.2008.4658654"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1145\/1629435.1629468"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/RELPHY.2005.1493141"},{"year":"0","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/DSN.2005.27"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1459359.1459402"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TNS.2008.2000839"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TVLSI.2008.2003166"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/DATE.2009.5090713"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/1403375.1403644"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MM.2005.35"},{"key":"ref11","article-title":"45 nm low-power embedded pseudo-SRAM with ECC-based auto-adjusted self-refresh scheme","author":"pyo","year":"2009","journal-title":"Proc ISCAS&#x2019;"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1016\/j.microrel.2009.06.040"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TED.2010.2047907"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1403375.1403484"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.2010.203"},{"key":"ref15","article-title":"Leveraging access locality for the efficient use of multibit error-correcting codes in L2 cache","volume":"58","author":"sun","year":"2009","journal-title":"IEEE Trans Comput"},{"key":"ref16","article-title":"Multi-bit error tolerant caches using two-dimensional error coding","author":"kim","year":"2008","journal-title":"Proc of MICRO-40"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1450095.1450099"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1629435.1629463"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/2000064.2000091"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MC.2005.70"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IEDM.2005.1609436"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2228360.2228451"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2039370.2039384"},{"year":"2001","journal-title":"AMD Eighth-Generation Processor Architecture","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1403375.1403603"},{"key":"ref49","first-page":"1","article-title":"Reliability-aware proactive energy management in hard real-time systems&#x2014;A motivational case study","volume":"1","author":"munaga","year":"2010","journal-title":"Adaptive Resilient and Autonomic Systems Journal"},{"year":"2005","author":"mitchell","journal-title":"IBM POWER 5 Processor-Based Servers A Highly Available Design for Business-Critical Applications","key":"ref9"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"704","DOI":"10.1109\/TDMR.2014.2314356","article-title":"Atomistic pseudo-transient BTI simulation with inherent workload memory","volume":"14","author":"rodopoulos","year":"2014","journal-title":"IEEE Trans Device Materials Reliab"},{"key":"ref45","first-page":"1","article-title":"Bias temperature instability analysis of FinFET based SRAM cells","author":"khan","year":"2014","journal-title":"Proc 17th ACM\/IEEE Design and Test in Europe Conf"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1109\/LCA.2014.2385713"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1109\/TVLSI.2014.2309663"},{"key":"ref42","first-page":"75","article-title":"Memories for near-threshold computing","author":"gemmeke","year":"2015","journal-title":"Near Threshold Computing Technology Methods and Applications"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/2584667"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/TDMR.2013.2267274"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1109\/TVLSI.2016.2643618"}],"container-title":["IEEE Design &amp; Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8038220\/07994699.pdf?arnumber=7994699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:59:13Z","timestamp":1642006753000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7994699\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":49,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2730841","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}