{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:47:06Z","timestamp":1743752826458,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/mdat.2017.2750907","type":"journal-article","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T18:10:21Z","timestamp":1505153421000},"page":"46-53","source":"Crossref","is-referenced-by-count":14,"title":["A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"first","affiliation":[]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Pullini","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Muller","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Flatresse","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"ref10","first-page":"60","article-title":"A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI","author":"blagojevi?","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008858"},{"key":"ref5","first-page":"180","article-title":"Exploring “temperature-aware” design in low-power MPSoCs","author":"paci","year":"2006","journal-title":"Proc Des Autom Test Europe"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537129"},{"key":"ref8","first-page":"1018","article-title":"Challenges of Using On-Chip Performance Monitors for Process and Environmental Variation Compensation","author":"mahroo zandrahimi","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062970"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8107686\/08031073.pdf?arnumber=8031073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:16Z","timestamp":1642003456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8031073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2750907","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}