{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:36:30Z","timestamp":1740170190318,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/mdat.2017.2750909","type":"journal-article","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T18:10:21Z","timestamp":1505153421000},"page":"36-45","source":"Crossref","is-referenced-by-count":1,"title":["KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4910-3188","authenticated-orcid":false,"given":"James J.","family":"Davis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joshua M.","family":"Levine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward A.","family":"Stott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eddie","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2266652"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897984"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082782"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.79"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref2","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927457"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509612"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8107686\/08031047.pdf?arnumber=8031047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:16Z","timestamp":1642003456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8031047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2750909","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}