{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,26]],"date-time":"2023-12-26T19:27:48Z","timestamp":1703618868495},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/mdat.2017.2779742","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T19:18:36Z","timestamp":1512415116000},"page":"47-54","source":"Crossref","is-referenced-by-count":3,"title":["Emerging Accelerator Platforms for Data Centers"],"prefix":"10.1109","volume":"35","author":[{"given":"Muhammet Mustafa","family":"Ozdal","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903478"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.46"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.7"},{"key":"ref37","article-title":"EXECUBE-a new architecture for scalable MPPs","author":"kogge","year":"1994","journal-title":"Proc IEEE Int Conf Parallel Processing"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"},{"key":"ref10","author":"gupta","year":"2017","journal-title":"Accelerating datacenter workloads"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref11","author":"sheffield","year":"2016","journal-title":"IvyTown Xeon + FPGA The HARP program"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.37"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3058746"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035954"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref19","author":"barr","year":"2017","journal-title":"EC2 F1 instances with FPGAs—Now generally available"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"ref27","year":"2017","journal-title":"AHA 374\/ AHA 378 PCI express compression and decompression accelerator card"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"ref6","article-title":"Acceleration of read alignment with coherent attached FPGA coprocessors","author":"jaspers","year":"2015"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792904"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503681"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14778\/3137765.3137776"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285090"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.12"},{"key":"ref9","author":"shilov","year":"2016","journal-title":"Several CAPI-enabled accelerators for OpenPOWER servers revealed"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372635"},{"key":"ref20","author":"strenski","year":"2005","journal-title":"The Cray XD1 computer and its reconfigurable architecture"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761639"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref23","year":"2015","journal-title":"The Convey HC-2 Computer"},{"key":"ref44","first-page":"579","article-title":"Multilayer perceptron and neural networks","volume":"8","author":"popescu","year":"2009","journal-title":"WSEAS Trans Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2501654.2501655"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8281094\/08141969.pdf?arnumber=8141969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:36Z","timestamp":1642004676000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8141969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2017.2779742","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}