{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:48:31Z","timestamp":1761648511527,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/mdat.2018.2791809","type":"journal-article","created":{"date-parts":[[2018,1,10]],"date-time":"2018-01-10T19:56:29Z","timestamp":1515614189000},"page":"38-47","source":"Crossref","is-referenced-by-count":13,"title":["A Multicore Processor for Time-Critical Applications"],"prefix":"10.1109","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2366-382X","authenticated-orcid":false,"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0863-2526","authenticated-orcid":false,"given":"Luca","family":"Pezzarossa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Sparso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/758480"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/1278480.1278545","article-title":"the case for the precision timed (pret) machine","author":"edwards","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54999-6_11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2013.6732214"},{"key":"ref7","first-page":"97:1","article-title":"Time-critical computing on a single-chip massively parallel processor","author":"de dinechin","year":"2014","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.7053"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8323437\/08253512.pdf?arnumber=8253512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:55Z","timestamp":1642004275000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8253512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2018.2791809","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}