{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:21:20Z","timestamp":1758892880227,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/mdat.2018.2824121","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T18:45:19Z","timestamp":1523040319000},"page":"54-62","source":"Crossref","is-referenced-by-count":4,"title":["Enabling Automated Bug Detection for IP-Based Designs Using High-Level Synthesis"],"prefix":"10.1109","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0914-3844","authenticated-orcid":false,"given":"Pietro","family":"Fezzardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0301-4419","authenticated-orcid":false,"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9315-1788","authenticated-orcid":false,"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"17:1","article-title":"The case for embedded scalable platforms","author":"carloni","year":"2016","journal-title":"Proc Design Autom Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"journal-title":"Closing functional and structural coverage on RTL generated by high-level synthesis","year":"2018","key":"ref10"},{"key":"ref6","article-title":"Standing up to the semiconductor verification challenge","author":"aboagye","year":"2014","journal-title":"McKinsey on Semiconductors"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577369"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403386"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357111"},{"journal-title":"International Technology Roadmap for Semiconductors 2009","year":"0","key":"ref2"},{"journal-title":"SoC verification using Cadence verification IP","year":"2018","key":"ref9"},{"key":"ref1","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"ISSCC Digest of Technical Papers"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8472272\/08332976.pdf?arnumber=8332976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:53Z","timestamp":1642003793000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8332976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2018.2824121","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}