{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T06:47:41Z","timestamp":1746859661061,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/mdat.2019.2910138","type":"journal-article","created":{"date-parts":[[2019,7,19]],"date-time":"2019-07-19T19:49:37Z","timestamp":1563565777000},"page":"48-56","source":"Crossref","is-referenced-by-count":5,"title":["Implications of On-Chip Single-Source Clocking on High-Speed Serial Interfaces in Network SoC"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8110-5685","authenticated-orcid":false,"given":"Maneesh Kumar","family":"Pandey","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8996-218X","authenticated-orcid":false,"given":"Tuhina","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Pallavi","family":"Raj","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7795-7551","authenticated-orcid":false,"given":"Rohit","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2688679"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCE.2014.7086645"},{"key":"ref13","first-page":"1","article-title":"Accurate jitter decomposition in high-speed links","author":"duan","year":"0","journal-title":"Proc 2017 IEEE 35th VLSI Test Symp Las Vegas NV"},{"journal-title":"Determine the compliance of a 100 MHz reference clock in a PCIE application","year":"2013","author":"logan","key":"ref14"},{"journal-title":"The basics of serial data compliance and validation measurements","year":"2010","key":"ref15"},{"journal-title":"Serial ATA revision 3 0 specification (final specification)","year":"2009","key":"ref16"},{"key":"ref17","first-page":"1","article-title":"An accelerated jitter tolerance test technique on ATE for 1.5 Gb\/s and 3 Gb\/s serial-ATA","author":"fan","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2164853"},{"journal-title":"PCI Express Base Specification Revision 2 0","year":"2009","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405777"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.87"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240903"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2014.12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837615"},{"journal-title":"Crystal oscillator","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0261-0","author":"xanthopoulos","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"journal-title":"Htu-c Clocking From a Single Source","year":"2002","author":"aiyagari","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S1007-0214(07)70092-5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT.2015.7395223"},{"journal-title":"Design Spark","article-title":"Do I need a spectrum analyzer or an oscilloscope?","year":"2018","key":"ref21"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8767045\/08685210.pdf?arnumber=8685210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:45:44Z","timestamp":1657745144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8685210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2019.2910138","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}