{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,9]],"date-time":"2025-11-09T03:43:46Z","timestamp":1762659826126,"version":"3.37.3"},"reference-count":83,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/mdat.2019.2944094","type":"journal-article","created":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T19:30:13Z","timestamp":1570131013000},"page":"79-99","source":"Crossref","is-referenced-by-count":16,"title":["The Impact of Ferroelectric FETs on Digital and Analog Circuits and Architectures"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-1844","authenticated-orcid":false,"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Panni","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6044-5173","authenticated-orcid":false,"given":"Suman","family":"Datta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6636-9738","authenticated-orcid":false,"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7220-1854","authenticated-orcid":false,"given":"Matthew","family":"Jerry","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Ann Franchesca","family":"Laguna","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7776-4306","authenticated-orcid":false,"given":"Michael T.","family":"Niemier","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8571-1308","authenticated-orcid":false,"given":"Dayane","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or 1","author":"courbariaux","year":"2016","journal-title":"arXiv preprint arXiv 1602 02830"},{"key":"ref72","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc NIPS"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref70","first-page":"1","article-title":"Computing in memory with spin-transfer torque magnetic ram","volume":"pp","author":"jain","year":"2017","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"ref74","first-page":"525","article-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc ECCV"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715198"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref79","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"ioffe","year":"2015","journal-title":"arXiv preprint 1502 03167"},{"key":"ref33","first-page":"5","article-title":"Landau-Khalatnikov simulations for ferroelectric switching in ferroelectric random access memory application","volume":"46","author":"song","year":"2005","journal-title":"JKPS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927219"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2987550.2987569"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623738"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref60","first-page":"104c","author":"li","year":"2013","journal-title":"1 Mb 0 41 \/am 2 2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00459"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1016\/S0079-7421(08)60536-8"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927180"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref64","article-title":"Similarity search and locality sensitive hashing using TCAMs","volume":"abs 1006","author":"shinde","year":"2010","journal-title":"CoRR"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aad6f8"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2797690"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-01481-9"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"ref67","article-title":"A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond","author":"dunkel","year":"2017","journal-title":"Proc IEDM"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2872347"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2930284"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0403"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.5092684"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.116"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342213"},{"key":"ref26","first-page":"22.5.1","article-title":"Prospects for ferroelectric HfZrOx FETs with experimentally CET $=0.98$ nm, SSfor $=42$ mv\/dec, SSrev $=28$ mv\/dec, switch-off $\\lt 0.2\\text{v}$ , and hysteresis-free strategies","author":"lee","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meet (IEDM)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998160"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref59","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref58","first-page":"1289","article-title":"Computing with ferroelectric FETs: Devices, models, systems, and applications","author":"aziz","year":"2018","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref57","article-title":"One-shot learning with memory-augmented neural networks","volume":"abs 1605","author":"santoro","year":"2016","journal-title":"CoRR"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"journal-title":"EDN Series for Design Engineers The Design Warrior’s Guide to FPGAs Devices Tools and Flows","year":"2004","author":"maxfield","key":"ref55"},{"key":"ref54","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1145\/503048.503072","article-title":"Dynamic power consumption in Virtex $^{\\mathrm{ TM}}$ -II FPGA family","author":"shang","year":"2002","journal-title":"Proc ACM\/SIGDA 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref53","first-page":"57","article-title":"Leakage power analysis of a 90nm FPGA","author":"tuan","year":"2003","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"ref12","article-title":"An ultra-dense 2FeFET TCAM design based on a multi-domain FeFET model","author":"yin","year":"2018","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715198"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2871057"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref82","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc DATE"},{"key":"ref16","first-page":"6.2.1","article-title":"Ferroelectric FET analog synapse for acceleration of deep neural network training","author":"jerry","year":"2017","journal-title":"Proc IEEE Int Electron Devices Meet (IEDM)"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"journal-title":"nanoelectronic COomputing REsearch (nCORE)","year":"2017","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref83","first-page":"6.1.1","article-title":"Neurosim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures","author":"chen","year":"2017","journal-title":"Proc IEEE Int Electron Devices Meet (IEDM)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3066872"},{"key":"ref3","first-page":"972","article-title":"Advanced spintronic memory and logic for nonvolatile processors","author":"perricone","year":"2017","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"journal-title":"JUMP Research Announcement","year":"2017","key":"ref6"},{"journal-title":"STARnet Research","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"journal-title":"H2020-ICT-2017-1 ICT-31-2017-RIA 3eFERRO Energy efficient embedded non-volatile memory logic based on ferroelectric Hf(Zr)O2","year":"2017","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614611"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998160"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351375"},{"key":"ref45","first-page":"1","article-title":"Power and area efficient FPGA building blocks based on ferroelectric FETs","author":"chen","year":"2018","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aad6f8"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342199"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2702741"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/8985568\/08856234.pdf?arnumber=8856234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T06:48:27Z","timestamp":1695278907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8856234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":83,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2019.2944094","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}