{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T14:08:33Z","timestamp":1765807713898,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/mdat.2019.2952348","type":"journal-article","created":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T21:34:25Z","timestamp":1573248865000},"page":"51-58","source":"Crossref","is-referenced-by-count":4,"title":["Exact Benchmark Circuits for Logic Synthesis"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9349-4964","authenticated-orcid":false,"given":"Walter Lau","family":"Neto","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4334-1174","authenticated-orcid":false,"given":"Vinicius N.","family":"Possani","sequence":"additional","affiliation":[]},{"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[]},{"given":"Jody Maick","family":"Matos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3118-8160","authenticated-orcid":false,"given":"Andre Inacio","family":"Reis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9895-7489","authenticated-orcid":false,"given":"Renato Perez","family":"Ribas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/54.867889"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ASPDAC.2017.7858313"},{"year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification","key":"ref10"},{"key":"ref6","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Int Workshop Logic Synthesis Tech Dig (IWLS)"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISMVL.2008.43"},{"year":"1991","author":"yang","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1146909.1147048"},{"key":"ref8","article-title":"The EPFL combinational benchmark suite","author":"amaru","year":"0","journal-title":"Int Workshop Logic Synthesis Tech Dig (IWLS)"},{"key":"ref7","article-title":"Benchmarking method and designs targeting logic synthesis for FPGA","author":"pistorius","year":"2007","journal-title":"Int Workshop Logic Synthesis Tech Dig (IWLS)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2006.887922"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCAD.2004.825870"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MDT.2000.867888"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9123747\/08894488.pdf?arnumber=8894488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:21:31Z","timestamp":1651080091000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8894488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2019.2952348","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}