{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:55:22Z","timestamp":1767084922606,"version":"3.37.3"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mdat.2020.2968255","type":"journal-article","created":{"date-parts":[[2020,1,20]],"date-time":"2020-01-20T20:38:15Z","timestamp":1579552695000},"page":"27-34","source":"Crossref","is-referenced-by-count":3,"title":["Testing of Prebond Through Silicon Vias"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7404-8133","authenticated-orcid":false,"given":"Sourav","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sreejit","family":"Chakravarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2011.5898174"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948785"},{"key":"ref6","first-page":"1","article-title":"Pulse shrinkage based pre-bond through silicon vias test in 3D IC","author":"hao","year":"2015","journal-title":"Proc IEEE VTS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624691"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818771"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342389"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9185117\/08963948.pdf?arnumber=8963948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:21:32Z","timestamp":1651080092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8963948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":7,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2020.2968255","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}