{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:24:40Z","timestamp":1783527880024,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7850"],"award-info":[{"award-number":["FA8650-18-2-7850"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/mdat.2021.3051334","type":"journal-article","created":{"date-parts":[[2021,2,9]],"date-time":"2021-02-09T05:08:43Z","timestamp":1612847323000},"page":"27-37","source":"Crossref","is-referenced-by-count":22,"title":["An Open-Source EDA Flow for Asynchronous Logic"],"prefix":"10.1109","volume":"38","author":[{"given":"Samira","family":"Ataei","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenmian","family":"Hua","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yihang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajit","family":"Manohar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Shan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiayuan","family":"He","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sepideh","family":"Maleki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keshav","family":"Pingali","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref38","article-title":"An algorithm for exact bounds on the time separation of events in concurrent systems","author":"hulgaard","year":"1994"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.16"},{"key":"ref32","first-page":"1","article-title":"Dali: A gridded cell placement flow","author":"yang","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00010"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.27"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693268"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230210206"},{"key":"ref35","article-title":"Asynchronous VLSI and architecture group","author":"ataei","year":"2021"},{"key":"ref34","first-page":"1","article-title":"SPRoute: A scalable parallel negotiation-based global router","author":"he","year":"2019","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/608362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3269-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3087801.3087839"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.954997"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref19","author":"fang","year":"2021","journal-title":"Hierarchical asynchronous circuit kompiler toolkit"},{"key":"ref4","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.19"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.10"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2901919"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.21236\/ADA447737"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.15"},{"key":"ref20","author":"manohar","year":"2021","journal-title":"ACT Asynchronous circuit toolkit"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783391"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240861"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2963271"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941557"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9398951\/09321547.pdf?arnumber=9321547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:43Z","timestamp":1652194423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9321547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":42,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2021.3051334","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}