{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:01Z","timestamp":1763724541942,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1149557","CNS-1618786"],"award-info":[{"award-number":["CCF-1149557","CNS-1618786"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2016-TS-2684"],"award-info":[{"award-number":["2016-TS-2684"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/mdat.2021.3063313","type":"journal-article","created":{"date-parts":[[2021,3,2]],"date-time":"2021-03-02T20:45:25Z","timestamp":1614717925000},"page":"7-14","source":"Crossref","is-referenced-by-count":7,"title":["Defeating Cache Timing Channels with Hardware Prefetchers"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5951-1556","authenticated-orcid":false,"given":"Hongyu","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7583-2325","authenticated-orcid":false,"given":"Sai Santosh","family":"Dayapule","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0360-5641","authenticated-orcid":false,"given":"Fan","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4101-3249","authenticated-orcid":false,"given":"Milos","family":"Doroslovacki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383912"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740835"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.83"},{"key":"ref2","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"ref1","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proc 24th USENIX Secur Symp"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6221038\/9439145\/9367186-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9439145\/09367186.pdf?arnumber=9367186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:46Z","timestamp":1652194426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9367186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2021.3063313","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}