{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T05:02:46Z","timestamp":1773205366602,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/mdat.2021.3063366","type":"journal-article","created":{"date-parts":[[2021,3,2]],"date-time":"2021-03-02T20:45:25Z","timestamp":1614717925000},"page":"18-27","source":"Crossref","is-referenced-by-count":22,"title":["Fair and Comprehensive Benchmarking of Machine Learning Processing Chips"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5717-2549","authenticated-orcid":false,"given":"Geoffrey W.","family":"Burr","sequence":"first","affiliation":[{"name":"IBM Research-Almaden, Cupertino, CA, USA"}]},{"given":"SukHwan","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung, Hwaseong-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3417-8782","authenticated-orcid":false,"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Rangharajan","family":"Venkatesan","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3495-9263","authenticated-orcid":false,"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[{"name":"MICAS – KU Leuven & imec, Heverlee, Belgium"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref31","article-title":"Benchmarking TinyML systems: Challenges and direction","author":"banbury","year":"2020","journal-title":"arXiv 2003 04821"},{"key":"ref30","article-title":"MLPerf inference benchmark","author":"janapa reddi","year":"2019","journal-title":"arXiv 1911 02549"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942149"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3000185"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317770"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref11","first-page":"234","article-title":"A 65 nm computing-in-memory-based CNN Processor with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"2020","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref12","article-title":"ZigZag: A memory-centric rapid DNN accelerator design space exploration framework","author":"mei","year":"2020","journal-title":"arXiv 2007 11360"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844125"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942127"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref19","first-page":"1","article-title":"A 1.40 mm2141 mW 898 GOPS sparse neuromorphic processor in 40 nm CMOS","author":"knag","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref28","first-page":"1","article-title":"AI benchmark: Running deep neural networks on Android smartphones","author":"ignatov","year":"2018","journal-title":"Proc ECCV"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_9"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2968800"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771610"},{"key":"ref29","year":"2020","journal-title":"AItutu Benchmark"},{"key":"ref5","first-page":"1737","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"Proc ICML"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref1","author":"guo","year":"0","journal-title":"Neural network accelerator comparison"},{"key":"ref9","article-title":"BNAS: An efficient neural architecture search approach using broad scalable architecture","author":"ding","year":"2020","journal-title":"arXiv 2001 06679"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref22","first-page":"1","article-title":"ProxylessNAS: Direct neural architecture search on target task and hardware","author":"cai","year":"2019","journal-title":"Proc ICLR"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2986127"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01249-6_18"},{"key":"ref26","first-page":"48","article-title":"A distributed autonomous and collaborative multi-robot system featuring a low-power robot SoC in 22nm CMOS for integrated battery-powered minibots","author":"honkote","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00014"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9761171\/09367229.pdf?arnumber=9367229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T21:37:34Z","timestamp":1653946654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9367229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2021.3063366","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}