{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T05:45:14Z","timestamp":1761975914441,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovacin","doi-asserted-by":"publisher","award":["PID2019-106455GB-C21"],"award-info":[{"award-number":["PID2019-106455GB-C21"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/mdat.2021.3117741","type":"journal-article","created":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T23:36:08Z","timestamp":1633390568000},"page":"8-16","source":"Crossref","is-referenced-by-count":2,"title":["Using Approximate Circuits Against Hardware Trojans"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8720-406X","authenticated-orcid":false,"given":"Honorio","family":"Martin","sequence":"first","affiliation":[{"name":"Department of Electronics Technology, Universidad Carlos III de Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4876-2982","authenticated-orcid":false,"given":"Sophie","family":"Dupuis","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier CNRS, Montpellier, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-5388","authenticated-orcid":false,"given":"Giorgio Di","family":"Natale","sequence":"additional","affiliation":[{"name":"TIMA, Université Grenoble Alpes CNRS, Grenoble INP, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6021-165X","authenticated-orcid":false,"given":"Luis","family":"Entrena","sequence":"additional","affiliation":[{"name":"Department of Electronics Technology, Universidad Carlos III de Madrid, Madrid, Spain"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1102"},{"article-title":"Transient error mitigation by means of approximate logic circuits","year":"2017","author":"sanchez-clemente","key":"ref7"},{"key":"ref12","first-page":"663","article-title":"A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2766170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.06.002"},{"key":"ref3","first-page":"1","article-title":"Duplication-based concurrent detection of hardware Trojans in integrated circuits","author":"palanichamy","year":"2016","journal-title":"Proc Workshop Trustworthy Manuf Utilization Secure Devices (TRUDEVICE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474077"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"Hope: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2017.30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004183"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660289"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/s20185165"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10106531\/09558841.pdf?arnumber=9558841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T18:57:43Z","timestamp":1683572263000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9558841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2021.3117741","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}