{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:42:53Z","timestamp":1775068973499,"version":"3.50.1"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61971200"],"award-info":[{"award-number":["61971200"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/mdat.2022.3203005","type":"journal-article","created":{"date-parts":[[2022,8,29]],"date-time":"2022-08-29T20:48:21Z","timestamp":1661806101000},"page":"99-109","source":"Crossref","is-referenced-by-count":17,"title":["Design Challenges of Intrachiplet and Interchiplet Interconnection"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5980-4236","authenticated-orcid":false,"given":"Chixiao","family":"Chen","sequence":"first","affiliation":[{"name":"Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Jieming","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Computer Science, Nanjing University of Posts and Telecommunications, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8550-2063","authenticated-orcid":false,"given":"Yarui","family":"Peng","sequence":"additional","affiliation":[{"name":"Computer Science and Computer Engineering Department, University of Arkansas, Fayetteville, AR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3129-0664","authenticated-orcid":false,"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[{"name":"Department of Electric Electronics and Computer Engineering, University of Catania, Catania, Italy"}]},{"given":"Wenxu","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Automation and School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3907-9150","authenticated-orcid":false,"given":"Letian","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Automation and School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2056-0569","authenticated-orcid":false,"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[{"name":"School of Computer Science and Electronic Engineering, University of Essex, Colchester, U.K."}]},{"given":"Haocong","family":"Zhi","sequence":"additional","affiliation":[{"name":"School of Software Engineering, South China University of Technology, Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2263-5643","authenticated-orcid":false,"given":"Xiaohang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Technology, Zhejiang University, Zhejiang, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2021.3049776"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045734"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415718"},{"key":"ref4","first-page":"102","article-title":"A 112 Gb\/s PAM-4 transmitter with 3-tap FFE in 10 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kim"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774747"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3477206.3477459"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/9929267\/09869866.pdf?arnumber=9869866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:02:35Z","timestamp":1706061755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":8,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2022.3203005","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}