{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:35:43Z","timestamp":1740170143316,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/mdat.2023.3269391","type":"journal-article","created":{"date-parts":[[2023,4,21]],"date-time":"2023-04-21T18:21:51Z","timestamp":1682101311000},"page":"25-33","source":"Crossref","is-referenced-by-count":0,"title":["NVIDIA MATHS: Mechanism to Access Test-Data Over High-Speed Links"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4522-7028","authenticated-orcid":false,"given":"Mahmut","family":"Yilmaz","sequence":"first","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7962-3727","authenticated-orcid":false,"given":"Pavan Kumar Datla","family":"Jagannadha","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Kaushik","family":"Narayanun","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Francisco","family":"da Silva","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Joe","family":"Sarmiento","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]}],"member":"263","reference":[{"journal-title":"Z01X High-Speed Fault Simulation Solution","year":"2021","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS52500.2021.9794146"},{"journal-title":"Security requirements for cryptographic modules","year":"2021","key":"ref9"},{"journal-title":"PCI Express Base Specification Revision 1 0a","year":"2021","key":"ref4"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2017.7995164"},{"key":"ref2","first-page":"1","article-title":"Advanced test methodology for complex SoCs","author":"jagannadha","year":"2016","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2014.6935113"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10153784\/10106244.pdf?arnumber=10106244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T18:19:21Z","timestamp":1688408361000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10106244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2023.3269391","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}