{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T17:53:25Z","timestamp":1759514005750,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/mdat.2023.3309742","type":"journal-article","created":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T17:26:22Z","timestamp":1693416382000},"page":"86-99","source":"Crossref","is-referenced-by-count":3,"title":["SPOCK: Reverse Packet Traversal for Deadlock Recovery"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-2010-5700","authenticated-orcid":false,"given":"Zeyu","family":"Chen","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5367-0188","authenticated-orcid":false,"given":"Ankur","family":"Bindal","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7589-2943","authenticated-orcid":false,"given":"Vaidehi","family":"Garg","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5738-6942","authenticated-orcid":false,"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"ref12","first-page":"183","article-title":"A case for bufferless routing in on-chip networks","author":"moscibroda","year":"2007","journal-title":"Proc 40th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358255"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975291"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524561"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.44"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00064"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.970556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.63"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634510"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref5"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10288420\/10234546.pdf?arnumber=10234546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T19:39:06Z","timestamp":1699299546000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10234546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2023.3309742","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}