{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:00:01Z","timestamp":1780675201215,"version":"3.54.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/mdat.2023.3310167","type":"journal-article","created":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T17:26:22Z","timestamp":1693416382000},"page":"112-124","source":"Crossref","is-referenced-by-count":3,"title":["Fast Analysis Using Finite Queuing Model for Multilayer NoCs"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-5359-6923","authenticated-orcid":false,"given":"Shruti Y.","family":"Narayana","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9294-1603","authenticated-orcid":false,"given":"Sumit K.","family":"Mandal","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Automation, Indian Institute of Science, Bengaluru, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1175-2983","authenticated-orcid":false,"given":"Raid","family":"Ayoub","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad M.","family":"Islam","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5045-5535","authenticated-orcid":false,"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF02023095"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF00288469"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2870633"},{"key":"ref1","first-page":"1","article-title":"Intel architecture, code name Skylake deep dive: A new architecture to manage power performance and energy efficiency","volume":"24","author":"rotem","year":"2015","journal-title":"Proc Intel Developer Forum"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref16","author":"(bapco)","year":"2023","journal-title":"Benchmark SYSmark2014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3358176"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687506"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999972"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2899330"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415654"},{"key":"ref6","first-page":"69","article-title":"Performance modeling of wormhole-routed hypercubes with bursty traffic and finite buffers","volume":"6","author":"kouvatsos","year":"2005","journal-title":"Int J Simul Syst Sci Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10288420\/10234451.pdf?arnumber=10234451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,6]],"date-time":"2023-11-06T19:38:50Z","timestamp":1699299530000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10234451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2023.3310167","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}