{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T09:35:24Z","timestamp":1774431324643,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/mdat.2023.3324522","type":"journal-article","created":{"date-parts":[[2023,10,13]],"date-time":"2023-10-13T18:06:58Z","timestamp":1697220418000},"page":"29-35","source":"Crossref","is-referenced-by-count":4,"title":["Side Channel and Fault Analyses on Memristor-Based Logic In-Memory"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0785-6871","authenticated-orcid":false,"given":"Pietro","family":"Inglese","sequence":"first","affiliation":[{"name":"CNRS Grenoble INP (Institut National Polytechnique Grenoble Alpes) TIMA, Université Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4588-1812","authenticated-orcid":false,"given":"Elena-Ioana","family":"Vatajelu","sequence":"additional","affiliation":[{"name":"CNRS Grenoble INP (Institut National Polytechnique Grenoble Alpes) TIMA, Université Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-5388","authenticated-orcid":false,"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[{"name":"CNRS Grenoble INP (Institut National Polytechnique Grenoble Alpes) TIMA, Université Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110744"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3223232"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref5","first-page":"1","article-title":"FELIX: Fast and energy-efficient logic in memory","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Imani"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref7","first-page":"1","article-title":"On the limitations of concatenating Boolean operations in memristive-based logic-in-memory solutions","volume-title":"Proc. 16th Int. Conf. Design Technol. Integr. Syst. Nanoscale Era (DTIS)","author":"Vatajelu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref9","first-page":"1","article-title":"Memristive logic-in-memory implementations: A comparison","volume-title":"Proc. Int. Conf. SMACD 16th Conf. PRIME (SMACD\/PRIME)","author":"Vatajelu"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref11","first-page":"527","article-title":"An integrated validation environment for differential power analysis","volume-title":"Proc. 4th IEEE Int. Symp. Electron. Design, Test Appl. (Delta)","author":"Flottes"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231707"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10507088\/10285482.pdf?arnumber=10285482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:51:35Z","timestamp":1714762295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10285482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2023.3324522","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}