{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:45:53Z","timestamp":1775069153759,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100008725","name":"Agencia Nacional de Investigaci?n e Innovaci?n","doi-asserted-by":"publisher","award":["Project number PD NAC 2021 1 168336"],"award-info":[{"award-number":["Project number PD NAC 2021 1 168336"]}],"id":[{"id":"10.13039\/100008725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020884","name":"Agencia Nacional de Investigaci?n y Desarrollo","doi-asserted-by":"publisher","award":["ANID\/FB0008"],"award-info":[{"award-number":["ANID\/FB0008"]}],"id":[{"id":"10.13039\/501100020884","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020884","name":"Agencia Nacional de Investigaci?n y Desarrollo","doi-asserted-by":"publisher","award":["FONDECYT Initiation Research Project 11240947"],"award-info":[{"award-number":["FONDECYT Initiation Research Project 11240947"]}],"id":[{"id":"10.13039\/501100020884","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020884","name":"Agencia Nacional de Investigaci?n y Desarrollo","doi-asserted-by":"publisher","award":["FONDECYT Postdoctoral Project 3220714"],"award-info":[{"award-number":["FONDECYT Postdoctoral Project 3220714"]}],"id":[{"id":"10.13039\/501100020884","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020884","name":"Agencia Nacional de Investigaci?n y Desarrollo","doi-asserted-by":"publisher","award":["FONDECYT Regular Project 1240537"],"award-info":[{"award-number":["FONDECYT Regular Project 1240537"]}],"id":[{"id":"10.13039\/501100020884","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/mdat.2024.3405892","type":"journal-article","created":{"date-parts":[[2024,5,27]],"date-time":"2024-05-27T17:22:39Z","timestamp":1716830559000},"page":"19-27","source":"Crossref","is-referenced-by-count":12,"title":["Open-Source Multilevel Converter Power IC Design and Test"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8494-3932","authenticated-orcid":false,"given":"Jorge","family":"Marin","sequence":"first","affiliation":[{"name":"Department of Electronics, Universidad Técnica Federico Santa María, Valparaíso, Chile"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2071-1665","authenticated-orcid":false,"given":"Christian A.","family":"Rojas","sequence":"additional","affiliation":[{"name":"Department of Electronics, Universidad Técnica Federico Santa María, Valparaíso, Chile"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9681-0846","authenticated-orcid":false,"given":"Alan H.","family":"Wilson-Veas","sequence":"additional","affiliation":[{"name":"Department of Electronics, Universidad Técnica Federico Santa María, Valparaíso, Chile"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1505-6692","authenticated-orcid":false,"given":"Nelson","family":"Salvador","sequence":"additional","affiliation":[{"name":"Department of Electronics, Universidad Técnica Federico Santa María, Valparaíso, Chile"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6440-6630","authenticated-orcid":false,"given":"Joel","family":"Gak","sequence":"additional","affiliation":[{"name":"Department of Engineering, Universidad Católica del Uruguay, Montevideo, Uruguay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7847-755X","authenticated-orcid":false,"given":"Nicolas","family":"Calarco","sequence":"additional","affiliation":[{"name":"Department of Engineering, Universidad Católica del Uruguay, Montevideo, Uruguay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matias","family":"Miguez","sequence":"additional","affiliation":[{"name":"Department of Engineering, Universidad Católica del Uruguay, Montevideo, Uruguay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0511","authenticated-orcid":false,"given":"Alejandro R.","family":"Oliva","sequence":"additional","affiliation":[{"name":"DIEC-IIIE, Universidad Nacional del Sur-DIEC-IIIE-CONICET, Bahía Blanca, Argentina"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2806218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3188925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CAE56623.2023.10087013"},{"key":"ref4","volume-title":"Open Pmic Project @efabless Platform","year":"2024"},{"key":"ref5","volume-title":"Bag: A designer-oriented framework for the development of AMS circuit generators","author":"Crossley","year":"2014"},{"issue":"1","key":"ref6","doi-asserted-by":"crossref","first-page":"98","DOI":"10.3390\/electronics8010098","article-title":"Fully integrated low-ripple switched-capacitor DC\u2013DC converter with parallel low-dropout regulator","volume":"8","author":"Lee","year":"2019","journal-title":"Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.909288"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.3003519"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2600251"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-021-01827-w"},{"key":"ref12","volume-title":"EE272B Design Projects in VLSI Systems II","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2008.4734950"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252590"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6221038\/10736195\/10539610.pdf?arnumber=10539610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T00:22:32Z","timestamp":1732666952000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10539610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":14,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2024.3405892","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}