{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:49:22Z","timestamp":1784918962263,"version":"3.55.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/mdat.2025.3594634","type":"journal-article","created":{"date-parts":[[2025,8,4]],"date-time":"2025-08-04T18:46:03Z","timestamp":1754333163000},"page":"127-137","source":"Crossref","is-referenced-by-count":3,"title":["LATTE: Library Attack for Evaluating Hardware IP Protections Against Reverse Engineering"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0786-9185","authenticated-orcid":false,"given":"Aritra","family":"Dasgupta","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7726-8032","authenticated-orcid":false,"given":"Sudipta","family":"Paria","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9233-1003","authenticated-orcid":false,"given":"Christopher","family":"Sozio","sequence":"additional","affiliation":[{"name":"Naval Surface Warfare Center Crane, Crane, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3561103"},{"key":"ref2","first-page":"1069","article-title":"EPIC: Ending piracy of  integrated circuits","volume-title":"Proc. Conf. Des. Automat. Test Europe","author":"Koushanfar"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137322"},{"key":"ref7","first-page":"260","article-title":"Advances in logic locking: Past, present, and prospects","volume":"2022","author":"Kamali","year":"2022","journal-title":"Cryptol. ePrint Arch"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3092135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3307027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref12","first-page":"137","article-title":"Evaluating the security of logic encryption algorithms","volume-title":"Proc. Int. Symp. Hardw. Orient. Secur. Trust (HOST)","author":"Ray"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref15","first-page":"1","article-title":"Sweep to the secret: A constant propagation attack on logic locking","volume-title":"Proc. Asian Hardw. Oriented Secur. Trust Symp. (AsianHOST)","author":"Forte"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000130"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586150"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1201\/b17668"},{"key":"ref22","first-page":"252","article-title":"Navigating SoC security landscape on LLM-guided paths","volume-title":"Proc. Great Lakes Symp. VLSI","author":"Dasgupta"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6221038\/11219247\/11107412.pdf?arnumber=11107412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T17:39:11Z","timestamp":1761759551000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11107412\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2025.3594634","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}