{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T17:43:58Z","timestamp":1761759838843,"version":"build-2065373602"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101019982"],"award-info":[{"award-number":["101019982"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/mdat.2025.3603144","type":"journal-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:32:11Z","timestamp":1756319531000},"page":"63-74","source":"Crossref","is-referenced-by-count":0,"title":["A Brief 20-Year History and Future Perspectives on Sizing and Layout Synthesis of Analog\/RF ICs"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4061-9428","authenticated-orcid":false,"given":"Georges G. E.","family":"Gielen","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering (ESAT), MICAS Research Division, Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Mentor Graphics (Currently Siemens), Via Article","year":"2017","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.945301"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802267"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2284109"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882513"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3174170"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120547"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3081405"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3582175"},{"key":"ref19","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Louren\u00e7o"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3398554"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3661850"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465840"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3520521"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2024.3502641"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3722556"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3435692"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3529805"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3573228"},{"key":"ref36","first-page":"7","article-title":"AnaFlow: Agentic LLM-based workflow for reasoning-driven explainable and sample-efficient analog circuit sizing","volume-title":"Proc. Int. Conf. Comput.-Aided Design (ICCAD)","author":"Ahmadzadeh"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"ref40","first-page":"19","article-title":"AnalogGenie: A generative engine for automatic discovery of analog circuit topologies","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Gao"},{"key":"ref41","first-page":"9","article-title":"AnalogCoder: Analog circuit design via training-free code generation","volume-title":"Proc. AAAI Conf. Artif. Intell.","author":"Lao"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.7332090"},{"key":"ref43","first-page":"20","article-title":"Assertion-based verification of signal processing systems with affine arithmetic","volume-title":"Proc. Forum Specification Design Lang.","author":"Radojicic"},{"key":"ref44","first-page":"1102","article-title":"Embedded tutorial: Analog-\/mixed-signal verification methods for AMS coverage analysis","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Barke"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714828"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6221038\/11219247\/11142874.pdf?arnumber=11142874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T17:39:13Z","timestamp":1761759553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11142874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":43,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2025.3603144","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"type":"print","value":"2168-2356"},{"type":"electronic","value":"2168-2364"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}