{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T21:25:05Z","timestamp":1772227505560,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/mdat.2025.3634314","type":"journal-article","created":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T18:46:33Z","timestamp":1763491593000},"page":"72-91","source":"Crossref","is-referenced-by-count":0,"title":["Semiconductor Microelectronics and Nanoelectronics Research and Education in Academia"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7154-9330","authenticated-orcid":false,"given":"Sankar","family":"Basu","sequence":"first","affiliation":[{"name":"National Science Foundation, Alexandria, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8881-927X","authenticated-orcid":false,"given":"Erik","family":"Brunvand","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Fixing the U.S. Semiconductor Supply Chain","year":"2025"},{"key":"ref2","volume-title":"H.R.4346\u2014CHIPS and Science Act","year":"2025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2010.51"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2010.70"},{"key":"ref5","volume-title":"A Report on Semiconductor Foundry Access by U.S. Academics","year":"2025"},{"key":"ref6","volume-title":"NSF Integrated Circuit Research, Education and Workforce Development Workshop","year":"2025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2023.3276941"},{"key":"ref8","volume-title":"Supplements for Access to Semiconductor Fabrication (ASF) NSF 22\u2013113","year":"2025"},{"key":"ref9","volume-title":"Enabling Access to the Semiconductor Chip Ecosystem for Design, Fabrication, and Training (Chip Design Hub) NSF 24\u2013522","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAT.2024.3484369"},{"key":"ref11","volume-title":"NSF Workshop on CMOS+X: Cointegration of CMOS With Emerging Technologies (X)","year":"2021"},{"key":"ref12","volume-title":"Partnership for Prototyping of CMOS+X, NSF 22\u2013076","year":"2025"},{"key":"ref13","volume-title":"Federal Register (Document Number 86 FR 35367)","year":"2021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2018.2884780"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2020.3001748"},{"key":"ref16","volume-title":"Multi-Project Wafer Service (MOSIS)","year":"2025"},{"key":"ref17","volume-title":"National Nanotechnology Coordinated Infrastructure (NNCI)","year":"2025"},{"key":"ref18","volume-title":"The Decadal Plan for Semiconductors\u2014The Semiconductor Research Corporation","year":"2025"},{"key":"ref19","volume-title":"MIT Report on Reasserting U.S. Leadership in Microelectronics\u2014The Role of Universities","year":"2025"},{"key":"ref20","volume-title":"Supplemental Funding Requests to Conduct U.S.-South Korea Collaborative Research on Semiconductor Chips","year":"2025"},{"key":"ref21","volume-title":"Advanced Chip Engineering Design and Fabrication (ACED Fab)","year":"2025"},{"key":"ref22","volume-title":"OpenRoad Initiative, Democratize Chip Design, the Open-Source Way","year":"2025"},{"key":"ref23","volume-title":"Chisel (Programming Language)","year":"2025"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6221038\/11411758\/11251307.pdf?arnumber=11251307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T20:50:18Z","timestamp":1772225418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11251307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2025.3634314","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}