{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T20:05:34Z","timestamp":1784318734445,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1109\/mdat.2026.3686087","type":"journal-article","created":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T19:50:19Z","timestamp":1776801019000},"page":"48-57","source":"Crossref","is-referenced-by-count":0,"title":["Can Model-Level Fault Tolerance Be Enough for DNN Hardware Accelerators? A Study"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9181-5544","authenticated-orcid":false,"given":"Natalia","family":"Cherezova","sequence":"first","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4162-6646","authenticated-orcid":false,"given":"Mohammad Hasan","family":"Ahmadilivani","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8113-020X","authenticated-orcid":false,"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6289-1521","authenticated-orcid":false,"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8165-9592","authenticated-orcid":false,"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2952336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3638242"},{"key":"ref3","article-title":"DeepVigor+: Scalable and accurate semi-analytical fault resilience analysis for deep neural network","author":"Ahmadilivani","year":"2024","journal-title":"arXiv:2410.15742"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2025.105222"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS60994.2024.10616072"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3174181"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325249"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3043449"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2023.05.009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00063"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2172\/1089338"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6221038\/11613037\/11489259.pdf?arnumber=11489259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T19:45:49Z","timestamp":1784317549000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11489259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdat.2026.3686087","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8]]}}}