{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:45Z","timestamp":1749205545298},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1984,2,1]],"date-time":"1984-02-01T00:00:00Z","timestamp":444441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[1984,2]]},"DOI":"10.1109\/mdt.1984.5005582","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T21:05:45Z","timestamp":1243976745000},"page":"83-93","source":"Crossref","is-referenced-by-count":138,"title":["Critical Path Tracing: An Alternative to Fault Simulation"],"prefix":"10.1109","volume":"1","author":[{"given":"Miron","family":"Abramovici","sequence":"first","affiliation":[]},{"given":"P. R.","family":"Menon","sequence":"additional","affiliation":[]},{"given":"David T.","family":"Miller","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"96","article-title":"fault simulation strategy for combinational logic networks","author":"hong","year":"1979","journal-title":"Proc Int l Symp Fault-Tolerant Computing"},{"key":"ref3","first-page":"83","article-title":"on fault simulation techniques","volume":"3","author":"ozguner","year":"1979","journal-title":"J Design Automation and Fault Tolerant Computing"},{"key":"ref10","first-page":"371","article-title":"lssd fault simulation using conjunctive combinational and sequential methods","author":"goel","year":"1980","journal-title":"Proc 1980 Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675071"},{"key":"ref5","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585362"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224295"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223427"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585196"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/5005557\/05005582.pdf?arnumber=5005582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:06Z","timestamp":1642005846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5005582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,2]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdt.1984.5005582","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[1984,2]]}}}