{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:39:03Z","timestamp":1759333143078,"version":"3.38.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1109\/mdt.2002.1018138","type":"journal-article","created":{"date-parts":[[2002,10,18]],"date-time":"2002-10-18T21:39:07Z","timestamp":1034977147000},"page":"96-106","source":"Crossref","is-referenced-by-count":5,"title":["Using formal specifications for functional validation of hardware designs"],"prefix":"10.1109","volume":"19","author":[{"given":"K.","family":"Shimizu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.L.","family":"Dill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"refs1","DOI":"10.1007\/BFb0028768"},{"key":"refs2","doi-asserted-by":"crossref","DOI":"10.1007\/10722167_12","article-title":"Building Circuits from Relations","volume-title":"Proc. Int\u2019l Conf. Computer-Aided Verification (CAV 00)","author":"Kulula","year":"2000"},{"doi-asserted-by":"publisher","key":"refs3","DOI":"10.1109\/ICCAD.1999.810715"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/3-540-40922-X_21"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/3-540-44798-9_27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.1999.810715"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/bfb0025774"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TC.1986.1676819"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCA.1994.288140"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/21911\/01018138.pdf?arnumber=1018138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:11:49Z","timestamp":1742015509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1018138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":9,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2002,7]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1018138","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}