{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T19:04:09Z","timestamp":1759777449047,"version":"3.38.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mdt.2002.1033790","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"36-43","source":"Crossref","is-referenced-by-count":25,"title":["Leakage and process variation effects in current testing on future CMOS circuits"],"prefix":"10.1109","volume":"19","author":[{"given":"A.","family":"Keshavarzi","sequence":"first","affiliation":[]},{"given":"J.W.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"S.","family":"Narendra","sequence":"additional","affiliation":[]},{"given":"V.","family":"De","sequence":"additional","affiliation":[]},{"given":"W.R.","family":"Daasch","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[]},{"given":"C.F.","family":"Hawkins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"refs1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582370"},{"key":"refs2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639607"},{"key":"refs3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639608"},{"key":"refs4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805803"},{"key":"refs5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805800"},{"key":"refs6","first-page":"724","article-title":"DDQ Testing in Deep Submicron Integrated Circuits","volume-title":"Proc. Int\u2019l Test Conf. (ITC 99)","author":"Miller","year":"1999"},{"key":"refs7","doi-asserted-by":"publisher","DOI":"10.1109\/test.1998.743153"},{"key":"refs8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805613"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639607"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894318"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746320"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894206"},{"key":"ref5","first-page":"312","article-title":"Forward Body Bias for Microprocessors in 130-nm Technology Generation and Beyond","volume-title":"Proc. VLSI Circuits Symp.","author":"Keshavarzi","year":"2002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993112"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22200\/01033790.pdf?arnumber=1033790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:37:33Z","timestamp":1742017053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1033790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1033790","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}