{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T15:31:26Z","timestamp":1783697486652,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mdt.2002.1033791","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"44-52","source":"Crossref","is-referenced-by-count":27,"title":["High defect coverage with low-power test sequences in a BIST environment"],"prefix":"10.1109","volume":"19","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.-J.","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.803640"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600334"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref5","first-page":"342","article-title":"Model for Delay Faults Based upon Paths","volume-title":"Proc. Int\u2019l Test Conf. (ITC 85)","author":"Smith","year":"1985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2001.946674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1201\/9781003064718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873772"},{"key":"ref9","volume-title":"Essentials of Electronic Testing","author":"Bushnell","year":"2000"},{"key":"ref10","first-page":"37","article-title":"Built-In Logic Block Observation Technique","volume-title":"Proc. Int\u2019l Test Conf. (ITC 79)","author":"Konemann","year":"1979"},{"key":"ref11","first-page":"1054","article-title":"Concurrent Built-in Logic Block Observer (CBILBO)","volume-title":"Proc. Int\u2019l Symp. Circuits and Systems (ISCAS 86)","author":"Wang","year":"1986"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676477"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22200\/01033791.pdf?arnumber=1033791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:15:57Z","timestamp":1742015757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1033791\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":12,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1033791","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}