{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:08:01Z","timestamp":1781885281787,"version":"3.54.5"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mdt.2002.1033794","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"65-73","source":"Crossref","is-referenced-by-count":106,"title":["Extending OPMISR beyond 10\u00d7 scan test efficiency"],"prefix":"10.1109","volume":"19","author":[{"given":"C.","family":"Barnhart","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.","family":"Brunkhorst","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Distler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O.","family":"Farnsworth","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Ferko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Keller","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Scott","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Koenemann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Onodera","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref3","first-page":"200","article-title":"Self-Testing of Multi-Chip Logic Modules","volume-title":"Proc. Int\u2019l Test Conf., (ITC 82)","author":"Bardell","year":"1982"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378388"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894258"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2007.4432411"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144247"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22200\/01033794.pdf?arnumber=1033794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:15:57Z","timestamp":1742015757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1033794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":12,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1033794","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}