{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:30:42Z","timestamp":1742401842778,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1109\/mdt.2002.1047740","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"17-26","source":"Crossref","is-referenced-by-count":99,"title":["StepNP: a system-level exploration platform for network processors"],"prefix":"10.1109","volume":"19","author":[{"given":"P.G.","family":"Paulin","sequence":"first","affiliation":[]},{"given":"C.","family":"Pilkington","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bensoudane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","article-title":"Understanding Network Processors","volume-title":"internal report","author":"Shah","year":"2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018134"},{"key":"ref6","first-page":"22","article-title":"Towards Bridging the Gap between SoC Transactional and Cycle-Accurate Levels","volume-title":"Proc. Design, Automation, and Test in Europe Designer Forum, DATE Conf. Secretariat","author":"Clouard","year":"2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"volume-title":"Computer Architecture: A Quantitative Approach","year":"1990","author":"Hennessy","key":"ref8"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22460\/01047740.pdf?arnumber=1047740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:35:23Z","timestamp":1742016923000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1047740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":8,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,11]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1047740","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}